UNITED STATES
PATENT AND TRADEMARK OFFICE

P.O. Box 1450
Alexandria, VA 22313 - 1450
www.uspto.gov

ELECTRONIC ACKNOWLEDGEMENT RECEIPT

APPLICATION #	RECEIPT DATE / TIME	ATTORNEY DOCKET #
63/898,409	**10/13/2025 07:08:33 PM Z ET**	**MXL-006-PRO**

Title of Invention

Chip Architectures Enabled by Integrated Photonic Cooling for High-Performance Computing

Application Information

APPLICATION TYPE	Utility - Provisional Application under 35 USC 111(b)	PATENT #	-
CONFIRMATION #	8418	FILED BY	Zuha Irfan
PATENT CENTER #	72684972	FILING DATE	-
CUSTOMER #	130085	FIRST NAMED INVENTOR	Jacob A. Balma
CORRESPONDENCE ADDRESS	-	AUTHORIZED BY	Zuha Irfan

Documents

TOTAL DOCUMENTS: 4

DOCUMENT	PAGES	DESCRIPTION	SIZE (KB)
MXL-006-PRO_ADS.pdf	8	Application Data Sheet	2174 KB
MXL-006-PRO_POA_Transmittal.pdf	2	Power of Attorney	514 KB
MXL-006-PRO_ProvisionalSB.pdf	3	Provisional Cover Sheet (SB16)	2561 KB
MXL-6-PRO - Specification.pdf	17	Specification	1209 KB

Digest

DOCUMENT	MESSAGE DIGEST(SHA-512)
MXL-006-PRO_ADS.pdf	7831DC9566943DBADEAF337654B912762606B1AFD730D572D

	D651E969C574C9ECA10D4449F168AA20FFDB59AE11639269E 284AD3C2F34CD8265BF02FC653BFB4
MXL-006-PRO_POA_Transmittal.pdf	85799FCABF6D5658CB77ABDCBAA3A89E6930EFA90A129741 B55145EFA00D3BBCA741AC13D71EB21401049B9FE86A3EE7 320EC7A0BEE53CBE9D31457AE5B37566
MXL-006-PRO_ProvisionalSB.pdf	759CC94B2C50F070F5CCD9A5FD6E4ACD1AD9736FE86957A D5D04ECE01733B2BBF68A18F42E563593AD94E488BA5098E6 6C9542B3ADC934AF49110797E1B6E4C6
MXL-6-PRO - Specification.pdf	227CA1D0130E4E5660E82B87C3FC379BB03FF883A8F21DD08 4ED1F65E1438B5FC4D70DDDBD3FC1817ED4305F3C1857F20 2D337903A1B88366A685026F70AA1AE

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

UNITED STATES
PATENT AND TRADEMARK OFFICE

P.O. Box 1450
Alexandria, VA 22313 - 1450
www.uspto.gov

ELECTRONIC PAYMENT RECEIPT

APPLICATION #	RECEIPT DATE / TIME	ATTORNEY DOCKET #
63/898,409	**10/13/2025 07:08:33 PM Z ET**	**MXL-006-PRO**

Title of Invention

Chip Architectures Enabled by Integrated Photonic Cooling for High-Performance Computing

Application Information

APPLICATION TYPE	Utility - Provisional Application under 35 USC 111(b)	PATENT #	-
CONFIRMATION #	8418	FILED BY	Zuha Irfan
PATENT CENTER #	72684972	AUTHORIZED BY	Zuha Irfan
CUSTOMER #	130085	FILING DATE	-
CORRESPONDENCE ADDRESS	-	FIRST NAMED INVENTOR	Jacob A. Balma

Payment Information

PAYMENT METHOD	PAYMENT TRANSACTION ID	PAYMENT AUTHORIZED BY
CARD / 3760	**E20250CJ09029000**	**Zuha Irfan**

PRE-AUTHORIZED ACCOUNT	PRE-AUTHORIZED CATEGORY
506632	**37 CFR 1.16 (National application filing, search, and examination fees); 37 CFR 1.17 (Patent application and reexamination processing fees); 37 CFR 1.19 (Document supply fees); 37 CFR 1.20 (Post Issuance fees); 37 CFR 1.21 (Miscellaneous fees and charges)**

FEE CODE	DESCRIPTION	ITEM PRICE($)	QUANTITY	ITEM TOTAL($)
2005	PROVISIONAL APPLICATION FILING FEE	130.00	1	130.00
			TOTAL AMOUNT:	**$130.00**

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for filing date (see 37 CFR 1.53(b)-(d)

and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

Doc Code: **TR.PROV**
Document Description: Provisional Cover Sheet (SB16)

PTO/SB/16 (01-22)
Approved for use through 05/31/2024. OMB 0651-0032
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

Provisional Application for Patent Cover Sheet

This is a request for filing a PROVISIONAL APPLICATION FOR PATENT under 37 CFR 1.53(c)

Inventor(s)

Inventor 1 — Remove

Given Name	Middle Name	Family Name	City	State	Country
Jacob	A.	Balma	Lino Lakes	MN	US

All Inventors Must Be Listed – Additional Inventor Information blocks may be generated within this form by selecting the **Add** button. — Add

Title of Invention	Chip Architectures Enabled by Integrated Photonic Cooling for High-Performance Computing
Attorney Docket Number (if applicable)	MXL-006-PRO

Correspondence Address

Direct all correspondence to (select one):

(•) The address corresponding to Customer Number	( ) Firm or Individual Name
Customer Number	130085

The invention was made by an agency of the United States Government or under a contract with an agency of the United States Government.

(•) No.

( ) Yes, the invention was made by an agency of the United States Government. The U.S. Government agency name is:

( ) Yes, the invention was under a contract with an agency of the United States Government. The name of the U.S. Government agency and Government contract number are:

Doc Code: **TR.PROV**
Document Description: Provisional Cover Sheet (SB16)

PTO/SB/16 (01-22)
Approved for use through 05/31/2024. OMB 0651-0032
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

Entity Status
Applicant asserts small entity status under 37 CFR 1.27 or applicant certifies micro entity status under 37 CFR 1.29

- (●) Applicant asserts small entity status under 37 CFR 1.27
- ( ) Applicant certifies micro entity status under 37 CFR 1.29. Applicant must attach form PTO/SB/15A or B or equivalent.
- ( ) No

Warning

Petitioner/applicant is cautioned to avoid submitting personal information in documents filed in a patent application that may contribute to identity theft. Personal information such as social security numbers, bank account numbers, or credit card numbers (other than a check or credit card authorization form PTO-2038 submitted for payment purposes) is never required by the USPTO to support a petition or an application. If this type of personal information is included in documents submitted to the USPTO, petitioners/applicants should consider redacting such personal information from the documents before submitting them to USPTO. Petitioner/applicant is advised that the record of a patent application is available to the public after publication of the application (unless a non-publication request in compliance with 37 CFR 1.213(a) is made in the application) or issuance of a patent. Furthermore, the record from an abandoned application may also be available to the public if the application is referenced in a published application or an issued patent (see 37 CFR1.14). Checks and credit card authorization forms PTO-2038 submitted for payment purposes are not retained in the application file and therefore are not publicly available.

Signature

Please see 37 CFR 1.4(d) for the form of the signature.

Signature	/Zuha S. Irfan/			Date (YYYY-MM-DD)	2025-10-13
First Name	Zuha S.	Last Name	Irfan	Registration Number (If appropriate)	72,387

This collection of information is required by 37 CFR 1.51. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 8 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **This form can only be used when in conjunction with EFS-Web. If this form is mailed to the USPTO, it may cause delays in handling the provisional application.**

Privacy Act Statement

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or paten. Accordingly, pursuant to the requirements of the Act, please be advised that : (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

1. The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether disclosure of these records is required by the Freedom of Information Act.
2. A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
6. A record in this system of records may be disclosed, as a routine use, t o a n other federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspection or an issued patent.
9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

Chip Architectures Enabled by Integrated Photonic Cooling for High-Performance Computing

Field of the Invention:

This invention relates to computer chip architectures optimized for thermal management via integrated photonic cooling, specifically designs that exploit localized laser cooling to enable high-density, high-clockspeed systems designed for optimal sustained performance and optical power recovery simultaneously, aligning with International Roadmap for Devices and Systems (IRDS) and Heterogeneous Integration Roadmap (HIR) roadmap projections for extended Moore's Law scaling and heterogeneous integration.

Background & Preview of Invention:

Traditional chip architectures are severely constrained by thermal design power (TDP) limits, typically <200–500 W/cm² for air/liquid cooling, leading to throttled performance, reduced transistor densities (~10^9/cm² by 2024, per IRDS), and clockspeeds <5–10 GHz to avoid junction temperatures exceeding 100°C. As detailed in the IRDS 2024 More Moore roadmap, system scaling faces power scarcity challenges, with ground rule scaling projected to slow and saturate around 2027–2033, limiting PPAC improvements and necessitating 2.5D/3D integration for cloud/HPC to scale memory bandwidth, power, and latency while maintaining constant power density due to thermal bottlenecks. The HIR 2023 Chapter 20 on Thermal Management further emphasizes heterogeneous integration hurdles, projecting power densities exceeding 1000 W/cm² in AI/HPC multi-die packages by 2030, with significant challenges in heat extraction at multiple length scales, ultra-low thermal resistance requirements (<0.1 K·cm²/W), and hotspot management in stacked systems to prevent reliability degradation and energy inefficiency.

Integrated photonic cooling introduces breakthroughs by extracting phonons optically, reducing temperatures by over 160°C, enabling >1000 W/mm² densities with COPs >10x simultaneously generating electrical power from heat-carrying light. This directly addresses IRDS warnings of Moore's Law termination by 2033 without new transistor types or cooling innovations, and HIR calls for advanced thermal solutions in heterogeneous stacks. Design impacts on specific FUs include:

- FPUs benefiting from predictive cooling to sustain >10 GHz double-precision ops amid IRDS-projected power walls;
- integer units with wider pipelines to mitigate hotspot propagation;
- complex/division units clustered for shared extractors in 3D integrations and stacked dies;
- SIMD/vector units expanding widths (>>1024-bit) per IRDS bandwidth scaling needs;
- branch predictors interlinked with registers for real-time thermal forecasting,
- reducing multi-die latencies;
- highly compact and tightly coupled high bandwidth memory systems;
- registers/files/tables cooled to cut leakage >50%, aligning with roadmap energy efficiency targets.
- Thermal-aware fabrics, e.g., FPUs feeding integers with preempted cooling, enabling >3x throughput in predictive pipelines while recovering >20% waste heat optically

These examples illustrate only a fraction of how chip-scale photonic cooling will extend Moore's Law scaling for decades beyond roadmap projections. This invention bridges the gap between modern convective cooling technologies and what will be needed for future performance scaling by providing systems that overcome IRDS/HIR thermal limits through photonic-cooling enabled architectures.

Summary of the Invention:

In general, the invention provides chip architectures with integrated photonic cooling enabling predictive hotspot management. Generally speaking, key aspects may include functional unit (FU) redesigns for high densities, dynamic laser allocation based on predictive analytics, and photonic recovery systems, achieving >2x throughput and >10x COP.

More specifically, the invention provides chip architectures with integrated photonic cooling that exploit predictive hotspot management to achieve power densities >1000 W/mm^2, clockspeeds >10 GHz, and transistor densities >10^{11}/cm^2, directly addressing IRDS projections for scaling slowdowns by 2027 and HIR requirements for ultra-low thermal resistance in heterogeneous AI/HPC stacks. Key aspects may include FU redesigns for overprovisioning (e.g., wider SIMD vectors), dynamic laser cooling pre-cooling and allocation via roadmap-aligned 3D integration, dramatically lower operating temperatures, and photonic recovery of dynamic/static power (>30% efficiency), enabling sustained PPAC improvements and extending Moore's Law beyond 2033 timelines.

Figures & Brief Descriptions:

Detailed Discussion:

In general, embodiments describe a processor die with photonic cold plate layers routing pump beams to extractors under FUs. For FPUs, cooling enables 128-wide parallel ops at >10 GHz; integer units integrate with registers for leakage mitigation. SIMD/vector units expand widths via predictive relationships with branch predictors, which use ML models to forecast hotspots and modulate cooling. Division/complex units cluster with files/tables for shared extractors. Overall, architectures achieve $>10^{11}$ transistors/cm^2, with optical harvesters recovering dynamic/static power as fluorescence for PV reuse.

More specifically, embodiments describe a processor die with photonic cold plate layers routing pump beams to extractors under FUs, optimized for IRDS/HIR challenges. For FPUs, cooling enables 128-wide parallel ops at >10 GHz, interlinking with integer units via shared meshes to reduce heat spreading in 2.5D/3D stacks per IRDS bandwidth projections. Complex/division units cluster with SIMD/vector execution for dynamic width scaling (>1024-bit), using HIR hotspot management principles to sustain >1000 W/cm^2 in multi-die packages. Branch predictors integrate with registers/files/tables (>512 entries) for ML-based forecasting, modulating cooling to cut leakage and latency, aligning with IRDS convergence of edge/cloud computing. Holistic relationships form predictive thermal fabrics, e.g., integer/FPUs sharing extractors with division for optical recovery, minimizing HIR thermal resistance while boosting throughput >3x. Simulations confirm >10x COP in roadmap-scaled systems ($>10^{11}$ transistors/cm^2 by 2030+), with photovoltaic harvesters recycling waste heat for data center efficiency beyond HIR 2030 projections.

Through a discretized thermal model that accounts for lateral heat spreading, vertical conduction, and dynamic power dissipation in silicon dies, we demonstrate that integrated photonic cold plates utilizing localized laser cooling via anti-Stokes fluorescence can achieve unprecedented thermal management efficiencies. By targeting functional unit (FU) hotspots with up-converting extractor regions—optically coupled to silicon phonons—this technology enables power densities exceeding 10,000 W/mm^2 while maintaining junction temperatures below 85–100°C, far surpassing reliability limits of conventional CMOS. Simulations across four experimental configurations (hotspot coverage at 15% and 50%, laser cooling efficiencies of 10%, 25%, and 40%) show laser-assisted cooling reduces hotspot temperatures far beyond 100°C versus traditional air and liquid cooling, with system-level coefficient of performance (COP) improvements over 10x. The photonic cold plate routes pump beams (e.g., 980–1064 nm) to extractor layers, facilitating fine-grain spatial and temporal control that mitigates both dynamic and static power losses. This not only extends Moore's Law by decades through unconstrained transistor scaling but also revolutionizes data center efficiency via photonic power recovery, potentially recycling >30% of waste heat as optical energy for photovoltaic harvesting. Ultimately, it unlocks novel chip architectures where design priorities shift from thermal avoidance to performance maximization, enabling clockspeeds >10 GHz and densities $>10^{11}$ transistors/cm^2 limited by quantum effects rather than heat.

Integrated photonic cooling provides mechanisms for dynamic hotspot cooling via sensor meshes (or optical temperature feedback) and photonic extractors localized in physical proximity above, below, or adjacent to on-chip functional units and cache structures. The present disclosure outlines key design insights for microprocessor architectures configured to utilize photonic

cooling for dissipating extraordinarily larger heat fluxes from various structures used in computing.

Drawing from IRDS projections, which forecast transistor scaling slowing by 2027 and Moore's Law potentially ending by 2033 without innovations in power-performance-area-cost (PPAC) amid constant power density constraints due to thermal limits, the invention enables sustained scaling through thermally unconstrained microprocessor designs. Existing roadmaps highlight critical challenges: IRDS projects transistor densities reaching 10^{12}/cm² by 2037 but warns of thermal bottlenecks limiting power densities to <500 W/cm² without breakthroughs, emphasizing the need for 3D integration and advanced cooling to sustain Moore's Law performance scaling amid rising static/dynamic power demands. HIR Chapter 20 underscores heterogeneous integration hurdles, projecting power densities >1000 W/cm² in AI/HPC stacks by 2030, with thermal resistance targets <0.1 K·cm²/W and calls for innovative cooling to address hotspots in multi-die packages, enabling energy-efficient architectures. The present disclosure addresses these by enabling thermally unconstrained designs via integrated photonic cooling, directly mitigating roadmap projections for power wall limits and facilitating >10x COP gains with optical waste heat recovery. Furthermore, integrated photonic cooling enables future chips to overcome power scarcity, enable 2.5D/3D integration with reduced latency, and support energy-efficient architectures for cloud/edge computing

Traditional chip architectures are constrained by thermal design power (TDP) limits, typically <200 W/cm² for air/liquid cooling, leading to throttled performance, reduced transistor densities (~10^9/cm²), and clockspeeds <5 GHz to avoid junction temperatures exceeding 100°C. As known in the art, static power dissipation exacerbates hotspots in FUs, while dynamic power from switching limits scaling per Moore's Law. Integrated photonic cooling introduces anti-Stokes fluorescence in extractor regions to extract phonons optically, reducing temperatures by 50–95°C and enabling >1000 W/mm² densities with COP >10x vs. conventional methods.

This background highlights design impacts on specific FUs:

- **Floating Point Units (FPUs):** High-power operations (e.g., double-precision multiplies) generate hotspots; photonic cooling allows denser FP arrays without throttling, enabling sustained >10 GHz operations and reducing latency by 30% through predictive cooling (e.g., preemptively modulating laser intensity based on instruction queues).
- **Integer Units:** Frequent ALU operations cause static leakage; cooling integrates with registers to maintain <50°C, cutting leakage >50% and allowing wider integer pipelines.
- **Complex and Division Units:** Power-intensive (e.g., square roots, divisions) benefit from localized extractors, enabling parallel complex ops without heat spreading to adjacent units.
- **SIMD Execution and Vector Width:** Wider vectors (e.g., >1024-bit) amplify dynamic power; predictive cooling scales width dynamically, relating to branch prediction for hotspot forecasting.
- **Branch Prediction Units:** Speculative execution creates transient hotspots; integrated cooling links predictors to laser controllers for real-time modulation, improving accuracy by minimizing thermal-induced errors.
- **Registers and Register Files/Tables:** Dense files suffer leakage; photonic layers embed extractors, enabling larger files (>512 entries) with optical recovery of static power.

Relationships: In predictive hotspot cooling, FUs interconnect via a thermal-aware fabric—e.g., FPUs feed vectors to SIMD units, with branch predictors forecasting power surges to allocate laser beams preemptively. This reduces inter-FU heat spreading by >50%, as simulations show, fostering holistic architectures where FUs operate at >500 W/mm² sustained, recovering >20% waste heat photonically.

With thermal constraints lifted, architects can prioritize performance over heat (e.g., ignore TDP and hotspot formation in floorplanning). The disclosed technology involving laser cooling enables features like:

1. **Photonic-Integrated Floorplans**: Dies with embedded extractor regions under high-power FUs (e.g., ALUs, caches). Providing a chip architecture comprising a silicon layer with functional units and a photonic cold plate layer, wherein pump beam laser light is routed and scheduled via waveguides and optical gating to hotspots (predicted or observed) such that phonons in the functional units are driven to be optically up-converted by an extractor layer undergoing anti-Stokes Fluorescence to effectively eliminate thermal resistance local to the region of the hotspot.
    - Enabled by optically up-converted phonons which otherwise constrain functional unit placement and densities in terms of how closely transistors can be packed within a unit, how close units can be placed relative to one another, and how much required surface area of the die must be dedicated to wire placement and complexity in thermally-driven power gating (dark silicon) designs.
    - Significant impacts on placement and density of functional units such as floating point units (FPU), integer units, and specialized arithmetic logic units (ALUs) such as complex (cALU) units, corresponding to closer and denser shared architectural features such as instruction and data caches, register access tables (RAT), register files (RF), Reorder Buffers (ROB), branch prediction units, renaming units, instruction windows, instruction fetch logic components of the compute units increases the rates of access and shorten the path of data motion (reduced energy delay product). The size, depth and density of instruction and load/store queues are also expected to increase dramatically.
    - Variations: Multi-layer stacks (3D ICs) with vertical photonic vias connecting photonic heat extraction between layers of compute, cache and high-bandwidth memory (HBM) components, as well as system on chip (SoC) features like on-chip network interfaces, I/O and memory systems, and the power distribution network.
    - Shared cache and register structures accessed simultaneously at multiple clockspeeds
2. **Dynamic Thermal Management**: Sensors detect hotspots and modulate laser intensity temporally/spatially. Providing a method for chip operation wherein laser cooling power is dynamically allocated based on FU activity, recovering >20% of waste heat as optical energy.
    - Static/dynamic power recovery; major increases to performance per watt as temperatures of high-utilization functional units drive FLOP increases without corresponding exponential increases in static power.
    - Branch prediction:
        i. AI-driven prediction for preemptive cooling in ML accelerators,

   ii. high speed multi-path branch prediction for high-speed, parallel conditional / speculative execution without large penalties to performance or bubble formation
   iii. simultaneous power recovery for discarded compute paths to lower energy costs of speculative execution.
3. **Ultra-High-Density Transistors**: Clockspeeds >10 GHz or densities $>10^{10}$ transistors/cm² without throttling. Providing an architecture with transistor densities exceeding 10^{10}/cm², maintained below 100°C via localized anti-Stokes cooling.
   - Ties to Moore's Law extension; leakage power reduction at high clock speeds
   - Transistor density greatly increased, enabling higher precision ALUs in less space and at higher clock speeds
4. **Photonic Power Recovery Systems**: Fluorescence from extractors recycled (e.g., via photovoltaics, laser power converters, cascaded laser power converters) for data center efficiency. Providing a system comprising a chip heat which couples to up-converting extractor regions and optical harvesters, recovering >30% of dissipated power as reusable energy.
   - Revolutionizes efficiency; >10x COP vs. liquid cooling.
5. **Hybrid Analog-Digital Architectures**: FUs with analog compute (e.g., neuromorphic, high-frequency trading & cryptography) at high power, cooled optically. Providing a chip with analog FUs operating at >500 W/mm², integrated with photonic cooling for sub-10°C junction variance.

At the highest level, chip-scale photonic cooling will impact Performance & Compute Efficiency (Performance / Watt) and Energy Efficiency.

Chip-Scale Photonic Cooling: Performance & Compute Efficiency Impact Summary

Chip Performance Impact	**Chip & Cooling System Power Impact**	**Power Generation & Photonic Cooling Efficiency**
Energy-delay-product (EDP) Targeted frequency scaling Static power regularization Memory / cache shielding Eliminate hotspot thermal throttling	Greatly reduced leakage Power (chip-injection) Greatly reduced pressure on convective cooling (fan/pump/chillers) Ultra-fast (μs) dynamic temp control Lower operating temperatures Static power reuse	1) Partial Waste-heat power recovery available before net power generation: • 30% - Parity with Traditional • 60% - Clear cost benefit • 100% - No cost to cool • 160% - Net power generation

Reduce time-until-hotspot Higher transistor charge mobility	Increased net cooling efficiency Decreased or elimination of cooling system operating costs	

Table of Architectural Families:

Family Theme	Core Feature(s)	Extensions
Floorplan Optimization	Photonic layers for hotspot targeting; reduced heat spreading.	3D stacking; waveguide routing.
Dynamic Control	Sensor-laser feedback loops; temporal modulation.	ML-based allocation; multi-core synchronization.
Density/Clockspeed Enhancements	>1000 W/mm² FUs; no TDP limits.	Overclocking protocols; reliability extensions.
Energy Recovery	Optical harvesting from fluorescence.	Data center-scale systems; PV integration.
Hybrid Architectures	Analog/digital fusion with cooling.	Quantum interfaces; optical interconnects.

Generic Functional Unit Designs

FUs (e.g., ALUs, FPUs, caches) can be redesigned without power density limits, focusing on parallelism or specialization:

1. **Hotspot-Optimized ALUs/FPUs**: Larger, denser units with embedded extractors. Providing a FU comprising a transistor array with power density >500 W/mm² and an overlying up-converting layer (e.g., Cr^{3+}-doped), coupled to phonons for direct heat extraction.
    - Coverage: 10–100% hotspot area (from configs); reduces temps by 115°C vs air cooling and 160°C vs. liquid cooling.
2. **Parallelized Vector Units**: Extreme Width SIMD lanes (e.g., >>1024-bit) without thermal throttling. Providing a vector FU with parallel lanes exceeding 512-bit, sustained at >5 GHz via laser cooling, improving throughput >3x.

3. **Cache Designs with Active Cooling**: High-bandwidth caches (e.g., L1 with >1 TB/s) prone to leakage; cool to reduce static power. Providing a cache unit with photonic cooling to maintain <50°C, reducing leakage current by >50%.
    - Photonic cooling applied specifically to wire routing and register and cache state access locations in order to reduce leakage current and thermal noise
4. **Reconfigurable FUs**: FPGAs with dynamic reconfiguration at high power. Providing a reconfigurable logic block with integrated laser cooling, enabling runtime power densities >1000 W/mm².
5. **Waste Heat Recovery in FUs**: Embed harvesters in FU boundaries. Providing a FU with anti-Stokes extractor and adjacent photovoltaic cell, converting >20% phonon energy to electrical reuse.
6. **Ballistic Heat Guides**: Employ localized structuring of near functional unit materials to route and focus phononic energy to extractor region, to further enhance photonic up-conversion in the extractor region and increase laser cooling efficiency for maximized power recovery.

Ultimate Limits: In silicon/CMOS, photonic cooling could push to ~10^{11} transistors/cm² and ~20 GHz clocks, limited by quantum tunneling/electromigration rather than heat. The disclosed technology may help to achieve performance limits beyond thermal constraints.

Expanded Analysis of Chip Architectural Impacts and FU Relationships

With constraints lifted by integrated photonic cooling architects redesign FUs for maximal performance, interlinking them via predictive thermal-aware fabrics that forecast hotspots and spatially and temporally modulate pump beam light to localize cooling relative to workload dynamics and recover waste heat optically. This enables optical recovery of dynamic (switching-induced) and static (leakage) power, recycling >20–30% via photovoltaic harvesters adjacent to extractors. Ultimate silicon/CMOS limits shift to quantum bounds (~10^{12} transistors/cm², >20 GHz clocks), with simulations showing >50% efficiency gains in data centers.

Key FU relationships in predictive hotspot cooling:

- **Floating Point (FPU) and Integer Units:** FPUs (high dynamic power from multiplies) feed results to integer units for addressing; photonic cooling interlinks them via shared extractors, reducing heat spreading by >50% and enabling denser pipelines (>128-wide FP ops at >10 GHz). Predictive optimizers forecast surges from FP workloads, preemptively cooling integer buffers to cut latency 30%.
- **Complex/Division Units and SIMD/Vector Execution:** Complex ops (e.g., square roots) generate hotspots that propagate to SIMD units (wide vectors >1024-bit amplify dynamic power); relationships optimize via branch-linked prediction, where division results inform vector widths dynamically. Cooling cycles (per patents) sustain >500 W/mm², with optical recovery from static power in division queues boosting COP >10x.
- **Branch Prediction and Registers/Files/Tables:** Predictors speculate executions, creating transient hotspots in registers (dense files >512 entries suffer leakage); inter FU ties use prediction outputs to allocate laser beams to register tables, maintaining <50°C and reducing errors by >20%. Relationships with SIMD enable wider vectors without throttling, as predictors forecast power and trigger fine-grain cooling meshes

- **Holistic Interrelationships:** In unconstrained floorplans, FUs form thermal fabrics—e.g., integer/FPUs cluster with division for shared photonic layers, while branch predictors integrate with registers for real-time hotspot forecasting. This enables >3x throughput in vector pipelines, with waste heat from all FUs recovered optically for energy reuse, revolutionizing designs for AI/HPC.

Traditional architectures face TDP limits; integrated photonic cooling and power recovery provide dynamic fine-grain cooling via sensor meshes and photonic extractors, enabling redesigns. Impacts: FPUs/integer interlink for reduced latency; SIMD/division benefit from predictive cooling; branch predictors tie to registers for leakage mitigation, fostering thermally unconstrained systems with >10x COP.

Photonic Cooled Chip Performance Scaling Estimator					
Perf Scaling (Ph-Cooled to 50°C)	**TDP (W)**	**β (envelope exponent)**	**Bandwidth factor η_bw**	**Active-fraction gain η_active**	**Perf multiplier vs baseline (photonic, 50°C)**
Scenario 1: β=1.0, good BW					
	100	1	0.9	1	2
	1000	1	0.8	1	8
	10000	1	0.6	1	60
Scenario 2: β=0.625, good BW					
	100	0.625	0.9	1	1.5
	1000	0.625	0.8	1	3.373572
	10000	0.625	0.6	1	10.66968
Scenario 3: β=1.0 with η_active=3					
	100	1	0.9	3	2.7
	1000	1	0.8	3	24
	10000	1	0.6	3	180
Estimator notes:					
1) Perf(P) = (P / 100 W)^β × η_bw(P) × η_active.					
2) β=1.0 is “voltage-flat”; β≈0.625 is “voltage-aided” (mid-case).					
3) η_bw(P) reflects memory/fabric limits; edit per workload or architecture scaling.					
4) η_active ≥1 captures the “dark-silicon dividend” vs *photonic* baseline;					
if you want uplift vs a prior *conventional* 100 W part, multiply by your prior dark-silicon penalty.					
5) All numbers assume hotspot temps are held near 50 °C across TDPs (photonic cooling).					

CLAIMS

1. A chip architecture comprising: a plurality of functional units (FUs) including at least one floating point unit (FPU), integer unit, and SIMD execution unit; an integrated photonic cooling system with extractor regions optically coupled to FU hotspots; wherein the cooling system enables power densities >1000 W/mm² in the FUs while maintaining junction temperatures <100°C, facilitating clockspeeds >10 GHz.

2. The architecture of claim 1, further comprising a predictive hotspot controller that modulates laser cooling intensity based on branch prediction outputs, reducing thermal latency in vector operations by >20%.

3. The architecture of claim 1, wherein the SIMD unit has a vector width >1024 bits, enabled by localized cooling of dynamic power hotspots, and interrelated with register files for optical recovery of static power.

4. The architecture of claim 1, wherein relationships between integer units and FPUs are optimized via shared photonic layers, minimizing heat spreading and enabling >3x throughput in predictive execution pipelines.

5. A method for operating a processor with integrated photonic cooling, comprising: forecasting hotspots in division or complex units via branch prediction; dynamically allocating pump beams to extractors; thereby sustaining transistor densities >10^{11}/cm² without thermal throttling.

6. The method of claim 5, further comprising recovering >20% of waste heat from register tables as photonic energy, harvested via adjacent photovoltaic elements.

7. A chip architecture comprising: a plurality of functional units (FUs) including at least one floating point unit (FPU), integer unit, and SIMD execution unit; an integrated photonic cooling system with extractor regions optically coupled to FU hotspots; wherein the cooling system enables power densities >1000 W/mm² in the FUs while maintaining junction temperatures <100°C, facilitating clockspeeds >10 GHz and transistor densities >10^{11}/cm² to address IRDS 2024 projections for scaling saturation by 2027–2033.

8. The architecture of claim 7, further comprising a predictive hotspot controller that modulates laser cooling intensity based on branch prediction outputs, reducing thermal latency in vector operations by >20% and supporting HIR 2023 heterogeneous integration requirements for ultra-low thermal resistance (<0.1 K·cm²/W) in AI/HPC multi-die stacks.

9. The architecture of claim 7, wherein the SIMD unit has a vector width >1024 bits, enabled by localized cooling of dynamic power hotspots per IRDS bandwidth scaling needs, and interrelated with register files for optical recovery of static power >20%, mitigating HIR-projected power densities >1000 W/cm² by 2030.

10. The architecture of claim 7, wherein relationships between integer units and FPUs are optimized via shared photonic layers in 3D integrations, minimizing heat spreading and

enabling >3x throughput in predictive execution pipelines per IRDS/HIR thermal management projections.


11. A method for operating a processor with integrated photonic cooling, comprising: forecasting hotspots in division or complex units via branch prediction aligned with IRDS edge/cloud convergence; dynamically allocating pump beams to extractors thereby sustaining PPAC improvements beyond IRDS 2033 limits without thermal throttling.



12. The method of claim 11, further comprising recovering >20% of waste heat from register tables as photonic energy, harvested via adjacent photovoltaic elements, to enhance energy efficiency in HIR multi-scale heterogeneous systems.



13. A chip architecture comprising: FUs including FPUs, integer, complex/division, SIMD/vector units, branch predictors, and registers/files/tables; integrated photonic cooling wherein predictive hotspot management interlinks FUs for >1000 W/mm² densities and optical power recovery >20%.



14. The architecture of claim 13, wherein branch prediction outputs forecast hotspots in SIMD/vector units, modulating cooling to enable widths >1024-bit while recovering dynamic power from division ops.


15. The architecture of claim 13, wherein FPUs and integer units share extractors with optimizers preemptively cooling registers to reduce leakage >50%.

	
A top view of a 2.5D GPU die with 4 HBM modules integrated off-die, compared to a photonic-cooled package design with on-die integrated HBM stacked ontop of or below functional units on-die	Side view of the full PCIe form factor with the GPU die and package exposed.


	
Looking at a core region, functional units (FUs) within the cores generate hotspots at various components of the floating point unit, the fused-multiply add unit, and the AVX SIMD unit.	A photonic-cooled design where cold spots are generated to provide sufficient thermal headroom for sustained power-limited clock speeds to simultaneously access the same cache and register structures.

	
A traditional functional unit (ALU) and the cache structure which feeds it	A photonic-cooled functional unit (ALU) with data and instruction caches that have been resized for the larger sustained data motion required by the cooled functional unit


	
A traditional functional single-instruction multiple data (SIMD) unit (e.g. AVX, Vector Units) and the cache structure which feeds it usually must be downclocked relative to other units because of high power and thermal dissipation requirements	A photonic-cooled SIMD functional unit can be resized to support multiple SIMD instructions physically nearby L1 or other register regions to enable effectively unlimited vector length, with sustained data motion across the unit at 4x the clock speed, and with 4x the number of simultaneously SIMD instructions executed per cycle relative to that of a non-photonic cooled unit, thereby expanding the same spatial area with effectively a 16x increase in the FLOP rate.




A high level overview of photonic cooling impacts on architecture design, energy efficiency and performance.



An example of using photonic cooling to simultaneously reduce static power in caches and registers via its exponential dependence on temperature, and enable better utilization of dynamic power through higher clock speeds and large increases in transistor density through localized temporal and spatial conversion of heat flux into heat-carrying light.



A generic multi-compute unit die with high level architecture feature organized around an on-chip interconnect (NoC), power routing and shared last-level cache structures. Additional features, such as Memory & I/O Interfaces and Graphics Processing may also be present depending on the degree of integration.



Integrated photonic cooling has significant impacts on the high level architectural features by enabling smaller and higher power compute units to be closer together, and reduce the need for thermally-driven power gating thereby eliminating the need for complex and large-area demands of wire placement usually required to spread out high heat-flux elements of the chip design. Increases in the number of simultaneously operated compute units increases pressure on the network on chip (NoC) to maintain cache coherency and regulate data motion between cores, the off-chip memory system and accelerators.

PTO/AIA/14 (01-22)
Approved for use through 05/31/2024. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Application Data Sheet 37 CFR 1.76	Attorney Docket Number	MXL-006-PRO
	Application Number	
Title of Invention	Chip Architectures Enabled by Integrated Photonic Cooling for High-Performance Computing	

The application data sheet is part of the provisional or nonprovisional application for which it is being submitted. The following form contains the bibliographic data arranged in a format specified by the United States Patent and Trademark Office as outlined in 37 CFR 1.76.
This document may be completed electronically and submitted to the Office in electronic format using the Electronic Filing System (EFS) or the document may be printed and included in a paper filed application.

Secrecy Order 37 CFR 5.2:

☐ Portions or all of the application associated with this Application Data Sheet may fall under a Secrecy Order pursuant to 37 CFR 5.2 (Paper filers only. Applications that fall under Secrecy Order may not be filed electronically.)

Inventor Information:

Inventor 1 Remove

Legal Name

Prefix	Given Name	Middle Name	Family Name	Suffix
	Jacob	A.	Balma	

Residence Information (Select One) ◉ US Residency ○ Non US Residency ○ Active US Military Service

City	Lino Lakes	State/Province	MN	Country of Residence	US

Mailing Address of Inventor:

Address 1	3080 Centerville Road		
Address 2			
City	Saint Paul	**State/Province**	MN
Postal Code	55117	**Country**	US

All Inventors Must Be Listed - Additional Inventor Information blocks may be generated within this form by selecting the **Add** button. Add

Correspondence Information:

Enter either Customer Number or complete the Correspondence Information section below.
For further information see 37 CFR 1.33(a).

☐ **An Address is being provided for the correspondence Information of this application.**

Customer Number	130085		
Email Address	ls3_docketing@cardinal-ip.com	Add Email	Remove Email

Application Information:

Title of the Invention	Chip Architectures Enabled by Integrated Photonic Cooling for High-Performance Computing		
Attorney Docket Number	MXL-006-PRO	**Small Entity Status Claimed**	☒
Application Type	Provisional		
Subject Matter	Utility		
Total Number of Drawing Sheets (if any)		**Suggested Figure for Publication (if any)**	

PTO/AIA/14 (01-22)
Approved for use through 05/31/2024. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Application Data Sheet 37 CFR 1.76	Attorney Docket Number	MXL-006-PRO
	Application Number	
Title of Invention	Chip Architectures Enabled by Integrated Photonic Cooling for High-Performance Computing	

Filing By Reference:

Only complete this section when filing an application by reference under 35 U.S.C. 111(c) and 37 CFR 1.57(a). Do not complete this section if application papers including a specification and any drawings are being filed. Any domestic benefit or foreign priority information must be provided in the appropriate section(s) below (i.e., "Domestic Benefit/National Stage Information" and "Foreign Priority Information").

For the purposes of a filing date under 37 CFR 1.53(b), the description and any drawings of the present application are replaced by this reference to the previously filed application, subject to conditions and requirements of 37 CFR 1.57(a).

Application number of the previously filed application	Filing date (YYYY-MM-DD)	Intellectual Property Authority or Country

Publication Information:

☐ Request Early Publication (Fee required at time of Request 37 CFR 1.219)

☐ **Request Not to Publish.** I hereby request that the attached application not be published under 35 U.S.C. 122(b) and certify that the invention disclosed in the attached application **has not and will not** be the subject of an application filed in another country, or under a multilateral international agreement, that requires publication at eighteen months after filing.

Representative Information:

Representative information should be provided for all practitioners having a power of attorney in the application. Providing this information in the Application Data Sheet does not constitute a power of attorney in the application (see 37 CFR 1.32).
Either enter Customer Number or complete the Representative Name section below. If both sections are completed the customer Number will be used for the Representative Information during processing.

Please Select One:	◉ Customer Number	○ US Patent Practitioner	○ Limited Recognition (37 CFR 11.9)
Customer Number	130085		

Domestic Benefit/National Stage Information:

This section allows for the applicant to either claim benefit under 35 U.S.C. 119(e), 120, 121, 365(c), or 386(c) or indicate National Stage entry from a PCT application. Providing benefit claim information in the Application Data Sheet constitutes the specific reference required by 35 U.S.C. 119(e) or 120, and 37 CFR 1.78.
When referring to the current application, please leave the "Application Number" field blank.

Prior Application Status			Remove
Application Number	Continuity Type	Prior Application Number	Filing or 371(c) Date (YYYY-MM-DD)

Additional Domestic Benefit/National Stage Data may be generated within this form by selecting the **Add** button. Add

PTO/AIA/14 (01-22)
Approved for use through 05/31/2024. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Application Data Sheet 37 CFR 1.76	Attorney Docket Number	MXL-006-PRO
	Application Number	
Title of Invention	Chip Architectures Enabled by Integrated Photonic Cooling for High-Performance Computing	

Foreign Priority Information:

This section allows for the applicant to claim priority to a foreign application. Providing this information in the application data sheet constitutes the claim for priority as required by 35 U.S.C. 119(b) and 37 CFR 1.55. When priority is claimed to a foreign application that is eligible for retrieval under the priority document exchange program (PDX)[i] the information will be used by the Office to automatically attempt retrieval pursuant to 37 CFR 1.55(i)(1) and (2). Under the PDX program, applicant bears the ultimate responsibility for ensuring that a copy of the foreign application is received by the Office from the participating foreign intellectual property office, or a certified copy of the foreign priority application is filed, within the time period specified in 37 CFR 1.55(g)(1).

Remove

Application Number	Country[i]	Filing Date (YYYY-MM-DD)	Access Code[i] (if applicable)

Additional Foreign Priority Data may be generated within this form by selecting the **Add** button. Add

Statement under 37 CFR 1.55 or 1.78 for AIA (First Inventor to File) Transition Applications

☐ This application (1) claims priority to or the benefit of an application filed before March 16, 2013 and (2) also contains, or contained at any time, a claim to a claimed invention that has an effective filing date on or after March 16, 2013.
NOTE: By providing this statement under 37 CFR 1.55 or 1.78, this application, with a filing date on or after March 16, 2013, will be examined under the first inventor to file provisions of the AIA.

PTO/AIA/14 (01-22)
Approved for use through 05/31/2024. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Application Data Sheet 37 CFR 1.76	Attorney Docket Number	MXL-006-PRO
	Application Number	
Title of Invention	Chip Architectures Enabled by Integrated Photonic Cooling for High-Performance Computing	

Authorization or Opt-Out of Authorization to Permit Access:

When this Application Data Sheet is properly signed and filed with the application, applicant has provided written authority to permit a participating foreign intellectual property (IP) office access to the instant application-as-filed (see paragraph A in subsection 1 below) and the European Patent Office (EPO) access to any search results from the instant application (see paragraph B in subsection 1 below).

Should applicant choose not to provide an authorization identified in subsection 1 below, applicant **must opt-out** of the authorization by checking the corresponding box A or B or both in subsection 2 below.

NOTE: This section of the Application Data Sheet is **ONLY** reviewed and processed with the **INITIAL** filing of an application. After the initial filing of an application, an Application Data Sheet cannot be used to provide or rescind authorization for access by a foreign IP office(s). Instead, Form PTO/SB/39 or PTO/SB/69 must be used as appropriate.

1. Authorization to Permit Access by a Foreign Intellectual Property Office(s)

A. Priority Document Exchange (PDX) - Unless box A in subsection 2 (opt-out of authorization) is checked, the undersigned hereby **grants the USPTO authority** to provide the European Patent Office (EPO), the Japan Patent Office (JPO), the Korean Intellectual Property Office (KIPO), the State Intellectual Property Office of the People's Republic of China (SIPO), the World Intellectual Property Organization (WIPO), and any other foreign intellectual property office participating with the USPTO in a bilateral or multilateral priority document exchange agreement in which a foreign application claiming priority to the instant patent application is filed, access to: (1) the instant patent application-as-filed and its related bibliographic data, (2) any foreign or domestic application to which priority or benefit is claimed by the instant application and its related bibliographic data, and (3) the date of filing of this Authorization. See 37 CFR 1.14(h)(1).

B. Search Results from U.S. Application to EPO - Unless box B in subsection 2 (opt-out of authorization) is checked, the undersigned hereby **grants the USPTO authority** to provide the EPO access to the bibliographic data and search results from the instant patent application when a European patent application claiming priority to the instant patent application is filed. See 37 CFR 1.14(h)(2).

The applicant is reminded that the EPO's Rule 141(1) EPC (European Patent Convention) requires applicants to submit a copy of search results from the instant application without delay in a European patent application that claims priority to the instant application.

2. Opt-Out of Authorizations to Permit Access by a Foreign Intellectual Property Office(s)

☐ A. Applicant **DOES NOT** authorize the USPTO to permit a participating foreign IP office access to the instant application-as-filed. If this box is checked, the USPTO will not be providing a participating foreign IP office with any documents and information identified in subsection 1A above.

☐ B. Applicant **DOES NOT** authorize the USPTO to transmit to the EPO any search results from the instant patent application. If this box is checked, the USPTO will not be providing the EPO with search results from the instant application.

NOTE: Once the application has published or is otherwise publicly available, the USPTO may provide access to the application in accordance with 37 CFR 1.14.

PTO/AIA/14 (01-22)
Approved for use through 05/31/2024. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Application Data Sheet 37 CFR 1.76	Attorney Docket Number	MXL-006-PRO
	Application Number	
Title of Invention	Chip Architectures Enabled by Integrated Photonic Cooling for High-Performance Computing	

Applicant Information:

Providing assignment information in this section does not substitute for compliance with any requirement of part 3 of Title 37 of CFR to have an assignment recorded by the Office.

Applicant 1 Remove

If the applicant is the inventor (or the remaining joint inventor or inventors under 37 CFR 1.45), this section should not be completed. The information to be provided in this section is the name and address of the legal representative who is the applicant under 37 CFR 1.43; or the name and address of the assignee, person to whom the inventor is under an obligation to assign the invention, or person who otherwise shows sufficient proprietary interest in the matter who is the applicant under 37 CFR 1.46. If the applicant is an applicant under 37 CFR 1.46 (assignee, person to whom the inventor is obligated to assign, or person who otherwise shows sufficient proprietary interest) together with one or more joint inventors, then the joint inventor or inventors who are also the applicant should be identified in this section.

Clear

◉ Assignee	○ Legal Representative under 35 U.S.C. 117	○ Joint Inventor
○ Person to whom the inventor is obligated to assign.	○ Person who shows sufficient proprietary interest	

If applicant is the legal representative, indicate the authority to file the patent application, the inventor is:

Name of the Deceased or Legally Incapacitated Inventor:

If the Applicant is an Organization check here. ☒

Organization Name	Maxwell Labs Inc.		
Mailing Address Information For Applicant:			
Address 1	3080 Centerville Road		
Address 2			
City	Saint Paul	**State/Province**	MN
Country	US	Postal Code	55117
Phone Number		Fax Number	
Email Address			

Additional Applicant Data may be generated within this form by selecting the Add button. Add

Assignee Information including Non-Applicant Assignee Information:

Providing assignment information in this section does not substitute for compliance with any requirement of part 3 of Title 37 of CFR to have an assignment recorded by the Office.

PTO/AIA/14 (01-22)
Approved for use through 05/31/2024. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Application Data Sheet 37 CFR 1.76	Attorney Docket Number	MXL-006-PRO
	Application Number	
Title of Invention	Chip Architectures Enabled by Integrated Photonic Cooling for High-Performance Computing	

Assignee 1

Complete this section if assignee information, including non-applicant assignee information, is desired to be included on the patent application publication. An assignee-applicant identified in the "Applicant Information" section will appear on the patent application publication as an applicant. For an assignee-applicant, complete this section only if identification as an assignee is also desired on the patent application publication.

Remove

If the Assignee or Non-Applicant Assignee is an Organization check here. ☐

Prefix	**Given Name**	Middle Name	**Family Name**	Suffix

Mailing Address Information For Assignee including Non-Applicant Assignee:

Address 1			
Address 2			
City		**State/Province**	
Country		Postal Code	
Phone Number		Fax Number	
Email Address			

Additional Assignee or Non-Applicant Assignee Data may be generated within this form by selecting the Add button. Add

Signature:

Remove

NOTE: This Application Data Sheet must be signed in accordance with 37 CFR 1.33(b). **However, if this Application Data Sheet is submitted with the INITIAL filing of the application and either box A or B is not checked in subsection 2 of the "Authorization or Opt-Out of Authorization to Permit Access" section, then this form must also be signed in accordance with 37 CFR 1.14(c).**

This Application Data Sheet **must** be signed by a patent practitioner if one or more of the applicants is a **juristic entity** (e.g., corporation or association). If the applicant is two or more joint inventors, this form must be signed by a patent practitioner, **all** joint inventors who are the applicant, or one or more joint inventor-applicants who have been given power of attorney (e.g., see USPTO Form PTO/AIA/81) on behalf of **all** joint inventor-applicants.

See 37 CFR 1.4(d) for the manner of making signatures and certifications.

Signature	/Zuha S. Irfan/			Date (YYYY-MM-DD)	2025-10-13
First Name	Zuha S.	Last Name	Irfan	Registration Number	72,387

Additional Signature may be generated within this form by selecting the Add button. Add

PTO/AIA/14 (01-22)
Approved for use through 05/31/2024. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Application Data Sheet 37 CFR 1.76	Attorney Docket Number	MXL-006-PRO
	Application Number	
Title of Invention	Chip Architectures Enabled by Integrated Photonic Cooling for High-Performance Computing	

This collection of information is required by 37 CFR 1.76. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 23 minutes to complete, including gathering, preparing, and submitting the completed application data sheet form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

Privacy Act Statement

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

1 The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C. 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether the Freedom of Information Act requires disclosure of these records.

2. A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.

3 A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.

4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).

5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent CooperationTreaty.

6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).

7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.

8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspections or an issued patent.

9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

Doc Code: PA..
Document Description: Power of Attorney

PTO/AIA/82A (07-13)
Approved for use through 09/30/2025. OMB 0651-0035
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

TRANSMITTAL FOR POWER OF ATTORNEY TO ONE OR MORE REGISTERED PRACTITIONERS

NOTE: This form is to be submitted with the Power of Attorney by Applicant form (PTO/AIA/82B) to identify the application to which the Power of Attorney is directed, in accordance with 37 CFR 1.5, unless the application number and filing date are identified in the Power of Attorney by Applicant form. If neither form PTO/AIA/82A nor form PTO/AIA82B identifies the application to which the Power of Attorney is directed, the Power of Attorney will not be recognized in the application.

Application Number	TBD
Filing Date	October 13, 2025
First Named Inventor	Jacob A. Balma
Title	Chip Architectures Enabled by Integrated Photonic Cooling for High-Performance Computing
Art Unit	TBD
Examiner Name	TBD
Attorney Docket Number	MXL-006-PRO

SIGNATURE of Applicant or Patent Practitioner

Signature	/Zuha S. Irfan/	Date (Optional)	October 13, 2025
Name	Zuha S. Irfan	Registration Number	72,387
Title (if Applicant is a juristic entity)	Attorney of Record		
Applicant Name (if Applicant is a juristic entity)	Maxwell Labs Inc.		

NOTE: This form must be signed in accordance with 37 CFR 1.33. See 37 CFR 1.4(d) for signature requirements and certifications. If more than one applicant, use multiple forms.

☑ *Total of 1 forms are submitted.

A Federal agency may not conduct or sponsor, and a person is not required to respond to, nor shall a person be subject to a penalty for failure to comply with an information collection subject to the requirements of the Paperwork Reduction Act of 1995, unless the information collection has a currently valid OMB Control Number. The OMB Control Number for this information collection is 0651-0035. Public burden for this form is estimated to average 3 minutes per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the information collection. Send comments regarding this burden estimate or any other aspect of this information collection, including suggestions for reducing this burden to the Chief Administrative Officer, United States Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450 or email InformationCollection@uspto.gov. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS.** If filing this completed form by mail, send to: **Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

Doc Code: PA..
Document Description: Power of Attorney

PTO/AIA/82B (07-13)
Approved for use through 09/30/2025. OMB 0651-0035
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

POWER OF ATTORNEY BY APPLICANT

I hereby revoke all previous powers of attorney given in the application identified in either the attached transmittal letter or the boxes below.

Application Number	Filing Date

(Note: The boxes above may be left blank if information is provided on form PTO/AIA/82A.)

☑ I hereby appoint the Patent Practitioner(s) associated with the following Customer Number as my/our attorney(s) or agent(s), and to transact all business in the United States Patent and Trademark Office connected therewith for the application referenced in the attached transmittal letter (form PTO/AIA/82A) or identified above: 130085

OR

☐ I hereby appoint Practitioner(s) named in the attached list (form PTO/AIA/82C) as my/our attorney(s) or agent(s), and to transact all business in the United States Patent and Trademark Office connected therewith for the patent application referenced in the attached transmittal letter (form PTO/AIA/82A) or identified above. (Note: Complete form PTO/AIA/82C.)

Please recognize or change the correspondence address for the application identified in the attached transmittal letter or the boxes above to:

☑ The address associated with the above-mentioned Customer Number

OR

☐ The address associated with Customer Number:

OR

☐ Firm or Individual Name					
Address					
City		State		Zip	
Country					
Telephone		Email			

I am the Applicant (if the Applicant is a juristic entity, list the Applicant name in the box):

Maxwell Labs Inc.

☐ Inventor or Joint Inventor (title not required below)

☐ Legal Representative of a Deceased or Legally Incapacitated Inventor (title not required below)

☑ Assignee or Person to Whom the Inventor is Under an Obligation to Assign (provide signer's title if applicant is a juristic entity)

☐ Person Who Otherwise Shows Sufficient Proprietary Interest (e.g., a petition under 37 CFR 1.46(b)(2) was granted in the application or is concurrently being filed with this document) (provide signer's title if applicant is a juristic entity)

SIGNATURE of Applicant for Patent

The undersigned (whose title is supplied below) is authorized to act on behalf of the applicant (e.g., where the applicant is a juristic entity).

Signature	Jacob Balma	Date (Optional)	7/3/2024
Name	Jacob A. Balma		
Title	CEO		

NOTE: Signature - This form must be signed by the applicant in accordance with 37 CFR 1.33. See 37 CFR 1.4 for signature requirements and certifications. If more than one applicant, use multiple forms.

☑ Total of 1 forms are submitted.

A Federal agency may not conduct or sponsor, and a person is not required to respond to, nor shall a person be subject to a penalty for failure to comply with an information collection subject to the requirements of the Paperwork Reduction Act of 1995, unless the information collection has a currently valid OMB Control Number. The OMB Control Number for this information collection is 0651-0035. Public burden for this form is estimated to average 3 minutes per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the information collection. Send comments regarding this burden estimate or any other aspect of this information collection, including suggestions for reducing this burden to the Chief Administrative Officer, United States Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450 or email InformationCollection@uspto.gov. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS.** If filing this completed form by mail, send to: **Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.